Enhanced bus architecture for posted read operation between masters and slaves
AssigneeLSI Logic Corporation
InventorsRobert W. Moss, David O. Sluiter, Alan R. Gilchrist, Darren Neuman
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsRobert W. Moss, David O. Sluiter, Alan R. Gilchrist, Darren Neuman
Estimating the term…
An electronic bus architecture for supporting posting of read requests by multiple master devices to multiple slave devices. Sideband signals added to the underlying master bus architecture permit slave devices to receive posted read requests from one or more master devices. The sideband signals are used by the slave devices and associated arbitration logic to enable the slave devices with varying latencies to return requested data to the originating masters when the data becomes available. The sideband slave bus architecture may be applied to enhance performance of AMBA based bus architectures as well as other well-known bus architectures supporting one or more master devices.
An electronic bus comprising:
A system comprising:
A system comprising:
Dependencies are inferred from the claim text.