Electrical over stress (EOS) monitor
OwnerVasudevan Seshadhri Kumar, Manoj Kumar Dey +2inventors
InventorsVasudevan Seshadhri Kumar, Manoj Kumar Dey, Pooranampillai Samuel Pooranakaran, KyawSwa Maung
Life of this patent
Estimating the term…
Loading patent…
OwnerVasudevan Seshadhri Kumar, Manoj Kumar Dey +2inventors
InventorsVasudevan Seshadhri Kumar, Manoj Kumar Dey, Pooranampillai Samuel Pooranakaran, KyawSwa Maung
Estimating the term…
An apparatus and associated method for testing an integrated circuit for electrical over stress includes a spike source configured to couple to an input of the integrated circuit, and responsively provide a signal spike to the input, and a current sensor configured to couple to a power supply. The power supply is coupled to the integrated circuit to provide power to the integrated circuit. The current sensor provides a sensor output related to the current supply to the integrated circuit from the power supply. The apparatus also includes test circuitry coupled to the sensor output configured to provide a failure output in response to a characteristic increase in power supply current sensed by the current sensor in response to an applied signal spike.
An apparatus for testing an integrated circuit, comprising:
A method for testing an integrated circuit, comprising the steps of:
An apparatus for testing an integrated circuit for electrical overstress, comprising:
Dependencies are inferred from the claim text.