FeRAM memory device
AssigneeInfineon Technologies AG
InventorsJoerg Wohlfahrt, Hans-Oliver Joachim
Life of this patent
Estimating the term…
Abstract
A FeRAM memory chip comprises an array 5 of non-volatile ferrocapacitor memory cells for storing data. Input pins receive data to be stored, and address data indicating where in the array of memory cells the data should be stored. The FeRAM memory chip further has a reset unit 7 for recognizing an externally applied reset signal. The reset unit 7, upon recognition of the reset signal, initiates a reset operation in which at least a portion of the data stored in the memory cells is set to predetermined values.
Claims9
A FeRAM memory chip comprising:
- an array of non-volatile ferrocapacitor memory cells for storing data,
- a plurality of pins, the pins including data transfer pins for receiving data to be stored and address data indicating where in the array of memory cells the data should be stored, and for outputting data stored in the memory cells, and
- a reset unit for recognizing a reset signal applied to the memory chip through one or more of the pins, the reset unit being arranged upon recognition of the reset signal to initiate a reset operation in which at least a portion of the data stored in the memory cells is set to one or more predetermined values.
A method of operating an FeRAM memory chip comprising:
- an array of non-volatile ferrocapacitor memory cells for storing data,
- a plurality of pins, the pins including data transfer pins for receiving data to be stored and address data indicating where in the array of memory cells the data should be stored, and for outputting data stored in the memory cells, and
- a reset unit for recognizing a reset signal applied to the memory chip through one or more of the pins, the reset unit being arranged upon recognition of the reset signal to initiate a reset operation in which at least a portion of the data stored in the memory cells is set to one or more predetermined values,
- the method comprising supplying a reset signal to the memory chip, whereby the reset unit initiates an operation in which at least a portion of the FeRAM memory is erased.
An electronic device comprising:
- a FeRAM memory chip comprising an array of non-volatile ferrocapacitor memory cells for storing data, a plurality of pins, the pins including data transfer pins for receiving data to be stored and address data indicating where in the array of memory cells the data should be stored, and for outputting data stored in the memory cells, and a reset unit for recognizing a reset signal applied to the memory chip through one or more of the pins, the reset unit being arranged upon recognition of the reset signal to initiate a reset operation in which at least a portion of the data stored in the memory cells is set to one or more predetermined values, and
- a processor operative to store data in the memory chip and retrieve the stored data from the memory chip, the processor further being operative to generate a reset signal and transmit it to the memory chip.
Dependencies are inferred from the claim text.