Thin film transistor array panel
AssigneeSamsung Electronics Co., Ltd.
InventorsWoon-Yong Park, Jong-Soo Yoon
Life of this patent
Estimating the term…
Abstract
The present invention relates to the formation, on a substrate having a display area and a peripheral area, of a gate wire including a plurality of gate lines and gate electrodes in a display area and gate pads in the peripheral area, and of a common wire, including a common signal line and a plurality of common electrodes in the display area. The substrate is fabricated by using less number of steps of photo masks. A photo mask having multiple thickness is used for a photolithography step with less number of masks.
Claims11
A thin film transistor array panel for a liquid crystal display, comprising:
- an insulating substrate;
- a gate wire including a plurality of gate lines, and gate electrodes connected to the gate line;
- a common wire including a plurality of common signal lines and a plurality of common electrodes connected to the common signal lines;
- a pixel wire including a plurality of pixel electrodes parallel the common electrodes;
- a gate insulating layer covering the gate wire;
- a semiconductor layer formed on the gate insulating layer and made of semiconductor;
- a data wire formed on the semiconductor layer and including a plurality of data lines crossing the gate line, source electrodes connected to the data lines, and drain electrode separated from the data line and located at an opposite side of the source electrode with respect to the gate electrode and connected to the pixel wire;
- a passivation layer pattern covering the semiconductor layer exposed from the data wire and having a first contact hole;
- and
- a conductive layer formed on the passivation layer pattern and crossing the gate lines.
Dependencies are inferred from the claim text.