Reference gamma compensation voltage generation circuit
AssigneeInternational Business Machines Corporation
InventorsYoshitami Sakaguchi, Akihiko Mizutani
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsYoshitami Sakaguchi, Akihiko Mizutani
Estimating the term…
The object of the present invention is to reduce the number of inputs to LCD driver chips, and to suppress the occurrence of variances between the chips. A ten bit wide binary counter 202 is self activated in synchronization with a system clock. Each of multiple five-step shift registers 200 having ten bit widths stores gamma compensation data received from a PC. Each of multiple comparators 204 compares a binary counter value (X) with a value (Y) stored in a ten bit wide five-step shift register 200, and converts the gamma compensation data into a pulse width. The output of each comparator 204 is latched by each of multiple D-FFs 206 in synchronization with the system clock, and each of multiple time/voltage converters 208 passes the output of a D-FF 206 through an LPF and generates a reference gamma compensation voltage.
A reference gamma compensation voltage generation circuit comprising:
A reference gamma compensation voltage generation circuit comprising:
Dependencies are inferred from the claim text.