Method for composing a dielectric layer within an interconnect structure of a multilayer semiconductor device
AssigneeLSI Logic Corporation
InventorsGayle W. Miller, Gail D. Shelton
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsGayle W. Miller, Gail D. Shelton
Estimating the term…
A method for composing a dielectric layer within an interconnect structure of a multilayer semiconductor device is disclosed. A layer of silica precursor material is first deposited on a silicon substrate. Without affecting its structure and porosity, the layer of silica precursor material is then dried; and the layer of silica precursor material becomes porous silica film. Subsequently, a protective layer, such as parylene, is deposited on top of the dried porous silica film. The thickness of the protective layer should be greater than the peak-valley planarization requirements of the silicon substrate surface. As a result, a composite porous silica film, which services as a dielectric layer within an interconnect structure, is formed. This composite porous silica film has a relatively low dielectric constant and is able to withstand damage from a standard CMP procedure.
A method for comprising a dielectric layer with in an interconnect structure of a semiconductor device, said method comprising the steps of:
Dependencies are inferred from the claim text.