Program conversion system
AssigneeRenesas Technology Corp.
InventorTsuyoshi Yamada
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Technology Corp.
InventorTsuyoshi Yamada
Estimating the term…
A circuit simulator performs a simulation for each tester using, as input values, tester parameters, test board parameters, and chip parameters. A difference acquiring section produces difference data of simulation results. A program converting section converts a test program for a first tester into a test program for a second tester based on the produced difference data. With this program conversion system, the load of tester replacement work can be reduced in the case where LSI products need to be tested by using different testers.
A program conversion system for converting a test program for a semiconductor integrated circuit, comprising:
A test board designing system for designing a test board to be used for a test of a semiconductor integrated circuit, comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Tester configuration: tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
Measuring electric variables
Term ended 14 Nov 2022 (estimated)
1. Field of the Invention
The present invention relates to a system for converting a test program for a semiconductor integrated circuit.
2. Background Art
The present invention will be more apparent from the following detailed description, when taken in conjunction with the accompanying drawings, in which;
FIGS. 1A and 1B schematically show two kinds of test environments;
FIGS. 2A-2C show examples of signal waveforms on transmission lines;
A program conversion method and system according to the invention will be hereinafter described with reference to the accompanying drawings.
FIG. 1A schematically shows a transmission line from an LSI 1 to be tested that is set on a test board 4 to a pin electronics unit 3 of a tester 2. In FIG. 1A, point C0 is a connecting point between the LSI 1 and the test board 4 such as a DUT board and point C1 is a connecting point between the test board 4 and the pin electronics unit 3 of the tester 2. Each of the internal impedance of the LSI 1, the internal impedance of the tester 2, and the impedance of the test board 4 is equal to 100 Ω.
FIG. 1B schematically shows how the same LSI 1 as shown in FIG. 1A and a test board 7 and a tester 5 that are different from the test board 4 and the tester 2 shown in FIG. 1A are connected to each other. In FIG. 1B, point C0 is a connecting point between the LSI 1 and the test board 7 and point C2 is a connecting point between the test board 7 and a pin electronics unit 6 of the tester 5. The internal impedance of the tester 5 is equal to 50 Ω and the impedance of the test board 7 is equal to 100 Ω.