Electrically-alterable non-volatile memory cell
AssigneeVirage Logic Corporation
InventorsKim-Kwong Michael Han, Narbeh Derhacobian, Jaroslav Raszka
Life of this patent
Estimating the term…
Abstract
A method, apparatus, and system in which an embedded memory comprises one or more electrically-alterable non-volatile memory cells that include a coupling capacitor, a read transistor, and a tunneling capacitor. The coupling capacitor has a first gate composed of both N+ doped material and P+ doped material, and a P+ doped region abutted to a N+ doped region. The P+ doped region abutted to the N+ doped region surrounds the first gate. The read transistor has a second gate. The tunneling capacitor has a third gate composed of both N+ doped material and P+ doped material.
Claims22
An integrated circuit, comprising:
- one or more electrically-alterable non-volatile memory cells, an electrically alterable non-volatile memory cell including
- a coupling capacitor having a first plate to act as a first gate and a second plate composed of a P+ doped region abutted to a N+ doped region;
- a read transistor having a second gate;
- and
- a tunneling capacitor having a third plate to act as a third gate and a fourth plate.
An integrated circuit, comprising:
- one or more electrically-alterable non-volatile memory cells, an electrically alterable non-volatile memory cell including
- a coupling capacitor having a first plate to act as a first gate and a second plate;
- a read transistor having a second gate;
- and
- a tunneling capacitor having a third plate to act as a third gate and a fourth plate composed of a P+ doped region abutted to a N+ doped region.
A machine readable medium that stores data representing a memory that includes:
- one or more electrically-alterable non-volatile memory cells, an electrically-alterable non-volatile memory cell including
- a coupling capacitor having a first plate to act as a first gate and a second plate composed of a P+ doped region abutted to a N+ doped region;
- a read transistor having a second gate;
- and
- a tunneling capacitor having a third gate.
Dependencies are inferred from the claim text.