Self-timed read and write assist and restore circuit
AssigneeInternational Business Machines Corporation
InventorsAzeez J. Bhavnagarwala, Stephen V. Kosonocky, Rajiv V. Joshi
Life of this patent
Estimating the term…
Abstract
A read and write assist and restore circuit for a memory device includes a first device, which is responsive to a potential on a bit line such that the potential on the bit line activates the first device. A second device is driven by the first device such that when the first device is activated, a change in the bit line potential is reinforced with positive feedback by the second device during a wordline active period to enable write-back of data lost as a result of threshold voltage fluctuations in memory cell transistors coupled to the bit line.
Claims19
A read and write assist and restore circuit for a memory device, comprising:
- a first device being responsive to a potential on a bit line such that the potential on the bit line activates the first device;
- and
- a second device driven by the first device such that when the first device is activated, a change in the bit line potential is reinforced with positive feedback by the second device during a wordline active period to enable write-back of data lost as a result of threshold voltage fluctuations in memory cell transistors coupled to the bit line.
A read and write assist and restore circuit for a memory device, comprising:
- a sensing device responsive to a potential on a bit line such that the potential on the bit line activates the sensing device;
- a driver device driven by the sensing device such that when the sensing device is activated, a change in the bit line potential is reinforced with positive feedback by the second device during a wordline active period to enable write-back of data lost as a result of threshold voltage fluctuations in memory cell transistors coupled to the bit line;
- and
- a virtual ground, which provides a higher potential than a global ground to the memory cell transistors to assist in write operations and during standby.
Dependencies are inferred from the claim text.