Method of selecting cells for input code in a digital-to-analog converter
AssigneeFreescale Semiconductor, Inc.
InventorsMasami Aiura, Satoshi Takahashi, Yuichi Nakatani
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsMasami Aiura, Satoshi Takahashi, Yuichi Nakatani
Estimating the term…
A method for selecting cells in response to input codes of a digital-to-analog converter distributes noise based on cyclicality of selection patterns to reduce its value, without being dependent upon the input codes. A 6-bit current output type digital-to-analog converter has 63 current source cells C01 through C63. A prime number of, or 61, current source cells are used as cyclically selected cells. That is, 61 current source cells C02-C62, ranging from the second left-most current source cell C02 to the second right-most current source cell C62, are used as cyclically selected cells. The remaining left-most current source cell C01 and right-most current source cell C63 are used as non-cyclically selected cells. The cyclically selected cells, including the 61 current source cells, are selected in response to input codes using a Data Weighted Average (DWA) technique.
In a current output type digital-to-analog converter having a plurality of current source cells, a method of selecting cells in response to an input code, the method comprising the steps of:
Dependencies are inferred from the claim text.