Adiabatic charging register circuit
AssigneeNippon Telegraph and Telephone Corporation
InventorsShunji Nakata, Yuuichi Kado
Life of this patent
Estimating the term…
Abstract
An adiabatic charging register circuit including a plurality of n-channel MOSFET's and plurality of p-channel MOSFET's, is operated by a clock signal which has a gradually rising and an gradually falling waveform generated by using a charge recycle power source in which charge supplied to a load is at lease partially collected to said charge recycle power source, and following inequality is satisfied; |VTN|+|VTP|≧VDD wherein VTN is threshold of an n-channel MOSFET, VTP is threshold of a p-channel MOSFET, and VDD is output voltage of said charge recycle power source.
Claims1
A register circuit having a plurality of n-channel MOSFET transistors and a plurality of p-channel MOSFET transistors, accepting an input data, and a clock signal, and providing an output data,
- said clock signal being a charge recycled clock signal having a gradually rising and gradually falling non-rectangular waveform generated by using a charge recycle power source in which power supplied to a load is at least partially collected and returned to said charge recycle power source, and
- the following inequality is satisfied:
- |VTN|+|VTP|>VDD
- where VTN is a threshold of said n-channel MOSFET transistor, VTP is a threshold of said p-channel MOSFET, and VDD is an output voltage of said charge recycle power source,
- wherein said register circuit comprises a pair of D-latch circuits with an input of a second D-latch circuit coupled with an output of a first D-latch circuit, a first D-latch circuit accept a first power clock signal, and a second D-latch circuit accepts a second power clock signal which is different by 180° phase of the first power clock signal, and
- wherein said register circuit includes a combination logic circuit between said pair of D-latch circuit.
Dependencies are inferred from the claim text.