Retrograde well structure for a CMOS imager
AssigneeMicron Technology, Inc.
InventorsHoward E. Rhodes, Mark Durcan
Life of this patent
Estimating the term…
Abstract
A retrograde well structure for a CMOS imager that improves the quantum efficiency and signal-to-noise ratio of the imager. The retrograde well comprises a doped region with a vertically graded dopant concentration that is lowest at the substrate surface, and highest at the bottom of the well. A single retrograde well may have a single pixel sensor cell, multiple pixel sensor cells, or even an entire array of pixel sensor cells formed therein. The highly concentrated region at the bottom of the retrograde well repels signal carriers from the photosensor so that they are not lost to the substrate, and prevents noise carriers from the substrate from diffusing up into the photosensor. Also disclosed are methods for forming the retrograde well.
Claims33
A pixel sensor cell for an imaging device, said pixel sensor cell comprising:
- a retrograde well of a first conductivity type formed in a substrate, wherein said retrograde well has a vertically graded dopant of said first conductivity type between a bottom of said retrograde well having a highest concentration of said dopant of said first conductivity type and a top of said retrograde well;
- and
- a photosensitive region formed in said retrograde well.
The pixel sensor cell of clam 12, wherein said photosensor is a photoconductor sensor.
A pixel sensor cell for an imaging device, said pixel sensor cell comprising:
- a retrograde well of a first conductivity type formed in a substrate;
- a photosensor formed in said retrograde well;
- a reset transistor having a gate stack formed in said retrograde well;
- a floating diffusion region of a second conductivity type formed in said retrograde well between said photosensor and reset transistor for receiving charges from said photosensor, said reset transistor operating to periodically reset a charge level of said floating diffusion region;
- and
- an output transistor having a gate electrically connected to said floating diffusion region.
Dependencies are inferred from the claim text.