Semiconductor processing methods of forming integrated circuitry
AssigneeMicron Technology, Inc.
InventorJohn H. Givens
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorJohn H. Givens
Estimating the term…
Semiconductor processing methods of forming integrated circuitry are described. Embodiments provide a substrate having circuit devices. At least three layers are formed over the substrate and through which electrical connection is to be made with at least two of the circuit devices. The three layers comprise first and second layers having an etch stop layer interposed therebetween. Contact openings are formed through the three layers and a patterned masking layer is formed over the three layers to define a conductive line pattern. Material of an uppermost of the first and second layers is selectively removed, relative to the etch stop layer, to define troughs joined with the contact openings. Conductive material is subsequently formed within the joined troughs and contact openings. In some embodiment, contact openings are formed that have an aspect ratio of no less than about 10:1.
A method of forming integrated circuitry comprising:
A method of forming integrated circuitry comprising:
A semiconductor processing method of forming integrated circuitry comprising:
Dependencies are inferred from the claim text.