Fabrication method of semiconductor integrated circuit device
AssigneeRenesas Technology Corp.
InventorsHiroyuki Enomoto, Kazutami Tago, Atsushi Maekawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Technology Corp.
InventorsHiroyuki Enomoto, Kazutami Tago, Atsushi Maekawa
Estimating the term…
The following defects are suppressed: when an interlayer insulating film including a silicon carbide film and an organic insulating film is dry-etched to form interconnection grooves over underlying Cu interconnections, an insulating reactant adheres to the surface of the underlying Cu interconnections exposed to the bottom of the interconnection grooves, or the silicon carbide film or the organic insulating film exposed to the side walls of the interconnection grooves are side-etched. When a lamination film made of a silicon oxide film, an organic insulating film, a silicon oxide film, an organic insulating film and a silicon carbide film is dry-etched to form interconnection grooves over Cu interconnections, a mixed gas of SF6 and NH3 is used as an etching gas for the silicon carbide film to work side walls of the interconnection grooves perpendicularly and further suppress defects that a deposit or a reactant adheres to the surface of the Cu interconnections exposed to the bottom of the interconnection grooves.
A process of fabricating a semiconductor integrated circuit device comprising the steps of:
A process of fabricating a semiconductor integrated circuit device comprising the steps of:
A process of fabricating a semiconductor integrated circuit device comprising the steps of:
Dependencies are inferred from the claim text.