Method for fabricating semiconductor devices including wiring forming with a porous low-k film and copper
AssigneeHitachi, Ltd.
InventorsNaoyuki Kofuji, Masaru Izawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorsNaoyuki Kofuji, Masaru Izawa
Estimating the term…
Semiconductor devices having a wiring construction consisting of a conductive layer (a copper layer) and an insulating layer (a porous insulator layer with low dielectric constant) are fabricated. A method for forming wiring of semiconductor devices includes a first step for forming a first insulating material layer on a sample; a second step for forming a second insulating material layer with a dielectric constant less than 2.5; a third step for patterning the second insulating material layer by a plasma etching method; a fourth step for depositing a metal film on the second insulating material layer by a sputtering method; a fifth step for forming a copper layer on the metal film; and a sixth step for removing an unnecessary portion of the copper layer by Chemical Mechanical Polishing, wherein all the processes from the third to the fourth step are performed under process conditions.
A method for fabricating semiconductor devices comprising at least:
A method for fabricating semiconductor devices comprising at least:
Dependencies are inferred from the claim text.