Method of plating for filling via holes
AssigneeShinko Electric Industries Co., Ltd.
InventorsKenji Nakamura, Masao Nakazawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeShinko Electric Industries Co., Ltd.
InventorsKenji Nakamura, Masao Nakazawa
Estimating the term…
A method of plating for filling via holes, in which each via hole is formed in an insulation layer covering a substrate so as to expose, at its bottom, part of a conductor layer located on the substrate. A copper film is formed on the top surface of the insulation layer covering the substrate, and the side walls and bottoms of the respective via holes. A strike plating of copper is provided on the copper film, and the substrate is immersed in an aqueous solution containing a plating promoter to thereby deposit the plating promoter on the surface of the copper strike. The plating promoter is removed from the copper strike plating located on the top surface insulation layer while leaving the plating promoter on the side walls and bottoms of the respective via holes. The substrate is subsequently electroplated with copper to fill the via holes.
A method of plating for filling via holes, in which each of via holes formed in an insulation layer covering a substrate so as to expose, at its bottom, part of a conductor layer located on the substrate, is plated with copper to fill the via holes with plated copper, the method comprising the steps of:
Dependencies are inferred from the claim text.