Loading patent…
AssigneeInternational Business Machines Corporation
InventorsRonald Xavier Arroyo, William E. Burky, Jody Bern Joyner
Estimating the term…
A shared memory multiprocessor (SMP) data processing system includes a store buffer implemented in a memory controller for temporarily storing recently accessed memory data within the data processing system. The memory controller includes control logic for maintaining coherency between the memory controller's store buffer and memory. The memory controller's store buffer is configured into one or more arrays sufficiently mapped to handle I/O and CPU bandwidth requirements. The combination of the store buffer and the control logic operates as a front end within the memory controller in that all memory requests are first processed by the control logic/store buffer combination for reducing memory latency and increasing effective memory bandwidth by eliminating certain memory read and write operations.
A method for managing memory operations in a data processing system using a memory controller having a device bus interface, a memory interface and a system bus interface, said method comprising the steps of:
A memory controller for use within a processing system, said memory controller comprising:
Dependencies are inferred from the claim text.