Back to results
US 6,748,484 B1Granted
Match resolution circuit for an associative memory
AssigneeIntel Corporation
InventorsAlex E. Henderson, Walter E. Croft, Raymond M. Chu, Vishal Sarin
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeIntel Corporation
InventorsAlex E. Henderson, Walter E. Croft, Raymond M. Chu, Vishal Sarin
Estimating the term…
A system and method for determining a best match from a plurality of matches received in response to a search input for an associative memory includes a priority field associated with each data item stored in the associative memory. The priority field corresponds to criteria that is used to order the priority of the data items in the associative memory. A match resolution circuit is coupled to receive match signals from an associative memory, such as a CAM, and the priority fields of the matching data items. The match resolution structure compares the priority fields of the matching data items to determine which data item has the highest priority. The match resolution structure indicates the data item with the highest priority in the priority field as the best match of the associative memory for the particular search input.
A match resolution structure for selecting a best match from a plurality of matches, the plurality of matches determined in response to a search input for an associative memory, the structure comprising:
A method of operation for a match resolution circuit, the match resolution circuit being coupled to receive a plurality of data items from an associative memory, each data item having an associated priority field, the method comprising:
An associative memory structure for storing and prioritizing a plurality of data items in the associative memory, the structure comprising:
A method for selecting a best matching data item from a plurality of matching data items determined in response to a search input, each matching data item having a priority field, the method comprising:
A match resolution circuit for selecting a best matching data item from at least a first data item and a second data item, the at least first data item and second data item matching a search input for an associative memory, the first data item including a first priority field and the second data item including a first priority field, the circuit comprising:
A match resolution circuit for indicating a best match from a plurality of matches received from an associative memory, the circuit comprising:
Dependencies are inferred from the claim text.