US 6,748,466 B2Granted

Method and apparatus for high throughput short packet transfers with minimum memory footprint

AssigneeIntel Corporation

InventorBrian A. Leete

Life of this patent

Estimating the term…

Loading patent…

Abstract

A device is presented including a host controller. A host controller driver is connected to the host controller. The host controller arranges queue element transfer descriptors (qTDs) in a circularly linked order. Also presented is a method including determining whether execution of a first queue element transfer descriptor (qTD) in a first bank including many qTDs results in a short packet condition. Following an alternate pointer in the first bank that points to a second bank if execution of the first qTD resulted in the short packet condition. Following a next pointer to a second qTD in the first bank if the execution of the first qTD completed normally. Also executing the second qTD in the first bank. The qTDs in the first bank and the second bank are circularly linked.

Claims10

Dependent claims

A method comprising:

determining whether execution of a first queue element transfer descriptor (qTD) in a first bank including a plurality of qTDs results in a short packet condition;
following an alternate pointer in the first bank that points to a second bank if execution of the first qTD resulted in the short packet condition;
following a next pointer to a second qTD in the first bank if the execution of the first qTD completed normally;
executing the second qTD in the first bank, determining whether execution of a buffer contents completed execution and completed without a short packet condition if a size of contents in the first buffer is greater than a storage capacity in the first bank;
asserting an interrupt to a host controller driver;
clearing status of the first qTD and initializing the first qTD;
and
using the first qTD as overflow for the contents of the first buffer;
wherein the qTDs in the first bank and the second bank are circularly linked.

6 more elements

An apparatus comprising a machine-readable medium containing instructions which, when executed by a machine, cause the machine to perform operations comprising:

determining whether execution of a first queue element transfer descriptor (qTD) in a first bank including a plurality of qTDs results in a short packet condition;
following an alternate pointer in the first bank that points to a second bank if execution of the first qTD resulted in the short packet condition;
following next pointer to a second qTD in the first bank if the execution of the first qTD completed normally;
executing the second qTD in the first bank;
determining whether execution of a buffer contents completed execution and completed without a short packet condition if a size of contents in the first buffer is greater than a storage capacity in the first bank;
asserting an interrupt to a host controller driver;
clearing status of the first qTD and initializing the first qTD;
and
using the first qTD as overflow for the contents of the first buffer, wherein the qTDs in the first bank and the second bank are circularly linked.

6 more elements

Dependencies are inferred from the claim text.