GM cell based control loops
AssigneeBroadcom Corporation
InventorsGermain Gutierrez, Afshin Momtaz
Life of this patent
Estimating the term…
Abstract
Various circuit techniques employ a transconductance (gm) cell in control loops to implement circuits such as phase locked loops and delay locked loops that are capable of operating at ultra high frequencies with improved precision and noise performance. The gm cell is designed to operate on an analog input signal with a very small swing and more gradual transition edges. These characteristics allow implementation of high frequency circuits and systems including, for example, transceivers for fiber optic channels, disk driver electronics and the like.
Claims20
In a data communications system including a data processor, an interface unit coupled to the data processor, an optical receiver, and an optical transmitter, a locked loop coupled to the interface unit comprising:
- a detector configured to receive an input signal and a reference signal and to provide a detector output signal indicative of a difference between the input signal and the reference signal;
- a first filter coupled to the detector and configured to receive the detector output signal and provide a filtered detector output signal;
- a transconductance (gm) amplifier coupled to the first filter and configured to receive the filtered detector output signal and to provide a current output signal;
- a second filter coupled to the gm amplifier and configured to receive the current output signal and to provide a control signal;
- and
- an oscillator coupled to the second filter and configured to receive the control signal and provide an output clock signal having a frequency adjusted by the control signal,
- wherein the interface unit converts first parallel data received from the data processor into a first serial data stream based on a first output clock signal provided by the oscillator, provides the first serial data stream to the optical transmitter for transmitting to a destination, and
- wherein the interface unit further converts a second serial data stream received from optical receiver into second parallel data based on a second output clock signal provided by the oscillator, and provides the second parallel data to the data processor for processing.
In a data communications system including a data processor, an interface unit, an optical receiver, and an optical transmitter, a locked loop coupled to the interface unit comprising:
- a detector configured to receive an input signal and a reference signal and to provide a detector output signal indicative of a difference between the input signal and the reference signal;
- a lowpass filter coupled to the detector and configured to receive the detector output signal and to provide a filtered signal;
- a transconductance (gm) amplifier coupled to the lowpass filter and configured to receive the filtered signal and to provide a current output signal, wherein use of the filtered signal facilitates design requirements of the gm amplifier thereby improving operations thereof;
- a loop filter coupled to the gm amplifier and configured to receive the current output signal and to provide a control signal;
- and
- an oscillator coupled to the loop filter and configured to receive the control signal and to provide an oscillator signal having a property that is adjusted by the control signal,
- wherein the reference signal is adjusted by the oscillator signal, and
- wherein the interface unit converts first parallel data received from the data processor into a first serial data stream based on a first oscillator signal provided by the oscillator, and provides the first serial data stream to the optical transmitter for transmitting to a destination, and
- wherein the interface unit further converts a second serial data stream received from the optical receiver into second parallel data based on a second oscillator signal provided by the oscillator, and provides the second parallel data to the data processor for processing.
In a data communications system including a data processor, an interface unit, and an optical receiver, a locked loop coupled to the interface unit comprising:
- a detector configured to receive an input signal and a reference signal and to provide a detector output signal indicative of a difference between the input signal and the reference signal;
- a first filter coupled to the detector and configured to receive the detector output signal and provide a filtered detector output signal;
- a transconductance (gm) amplifier coupled to the first filter and configured to receive the filtered detector output signal and to provide a current output signal;
- a second filter coupled to the gm amplifier and configured to receive the current output signal and to provide a control signal;
- and
- an oscillator coupled to the second filter and configured to receive the control signal and provide an output clock signal having a frequency adjusted by the control signal, and
- wherein the interface unit converts a serial data stream received from the optical receiver into parallel data based on the output clock signal provided by the oscillator, and provides the parallel data to the data processor for processing.
Dependencies are inferred from the claim text.