Transmitter for multichannel digital data and transmission method
AssigneeSony Corporation
InventorMasahiko Enari
Life of this patent
Estimating the term…
Abstract
A device for multiplexing multi-channel data includes a reference frequency generator 2 as clock generation means for generating a master clock, a multiplexing section 31 as multiplexing means for multiplexing a plurality of data into a packet, and a TSPP (transport stream packet pump) board 4 having a buffer memory 42 as storage means for storing the packet sent from the multiplexing section 31, so that a continuous packet stream is outputted on the basis of the master clock.
Claims14
A multi-channel digital data transmission device comprising:
- clock generation means for generating a master clock with reference to time correction signals;
- multiplexing means for multiplexing a plurality of data into a packet;
- and
- storage means for storing the packet sent from the multiplexing means;
- so that the packet is inputted to said storage means from the multiplexing means and the packet stored in the storage means is outputted from the storage means as a continuous stream by using a counter synchronized with the master clock.
A multi-channel digital data transmission comprising:
- clock generation means for generating a master clock with reference to time correction signals:
- multiplexing means for multiplexing a plurality of data into a packet;
- and
- storage means for storing the packet sent from the multiplexing means;
- so that the packet stored in the storage means is outputted as a continuous stream by using a counter synchronized with the master clock,
- wherein the multiplexing means multiplexes effective data, time data and null data of a plurality of channels.
A multi-channel digital data transmission device comprising:
- clock generation means for generating a master clock with reference to time correction signals;
- multiplexing means for multiplexing a plurality of data into a packet;
- and
- storage means for storing the packet sent from the multiplexing means;
- so that the packet stored in the storage means is outputted as a continuous stream by using a counter synchronized with the master clock,
- wherein the multiplexing means multiplexes a part of program specific information (PSI) including a program clock reference value (PCR) and a program map table (PMT).
A multi-channel digital data transmission comprising:
- clock generation means for generating a master clock with reference to time correction signals;
- multiplexing means for multiplexing a plurality of data into a packet;
- and
- storage means for storing the packet sent from the multiplexing means;
- so that the packet stored in the storage means is outputted as a continuous stream by using a counter synchronized with the master clock,
- wherein the multiplexing means has:
- multiplexing/packet generation means;
- packet counting means for counting the number of packets outputted from the storage means;
- time measurement means for measuring time;
- discrimination means for discriminating whether the number of packets counted by the packet counting means is a predetermined number or not on the basis of the time measured by the time measurement means;
- and
- control means for controlling generation of packets in the multiplexing means in accordance with the result of discrimination in the discrimination means.
A multi-channel digital data transmission device comprising:
- clock generation means for generating a master clock with reference to time correction signals;
- multiplexing means for multiplexing a plurality of data into a packet;
- and
- storage means for storing the packet sent from the multiplexing means;
- so that the packet stored in the storage means is outputted as a continuous stream by using a counter synchronized with the master clock, further comprising frequency division means for dividing the frequency of a master clock of a first frequency generated by the clock generation means to the power of 2, thereby generating a clock of a second frequency, so that the packet stored in the storage means is outputted as a continuous stream by using a counter synchronized with the clock of the second frequency.
A multi-channel digital data transmission comprising:
- clock generation means for generating a master clock with reference to time correction signals;
- multiplexing means for multiplexing a plurality of data into a packet;
- and
- storage means for storing the packet sent from the multiplexing means;
- so that the packet stored in the storage means is outputted as a continuous stream by using a counter synchronized with the master clock, said device further comprising external packet input means, thus generating a packet.
A multi-channel digital data transmission method comprising:
- a clock generation step for generating a master clock with reference to time correction signals;
- a multiplexing step for multiplexing a plurality of data into a packet;
- and
- a storage step for storing the packet sent from the multiplexing step;
- so that the packet is inputted into a storage means in said storage step and the packet stored at the storage step is outputted from said storage means as a continuous stream by using a counter synchronized with the master clock.
A multi-channel digital data transmission comprising:
- a clock generation step for generating a master clock with reference to time correction signals;
- a multiplexing step for multiplexing a plurality of data into a packet;
- and
- a storage step for storing the packet sent from the multiplexing step;
- so that the packet stored at the storage step is outputted as a continuous stream by using a counter synchronized with the master clock,
- wherein the multiplexing step includes multiplexing of effective data, time data and null data of a plurality of channels.
A multi-channel digital data transmission comprising:
- a clock generation step for generating a master clock with reference to time correction signals;
- a multiplexing step for multiplexing a plurality of data into a packet;
- and
- a storage step for storing the packet sent from the multiplexing step;
- so that the packet stored at the storage step is outputted as a continuous stream by using a counter synchronized with the master clock,
- wherein the multiplexing step includes multiplexing of a part of program specific information (PSI) including a program clock reference value (PCR) and a program map table (PMT).
Dependencies are inferred from the claim text.