Graphics memory system that utilizes detached-Z buffering in conjunction with a batching architecture to reduce paging overhead
AssigneeHewlett-Packard Development Company, L.P.
InventorGerald W. Reynolds
Life of this patent
Estimating the term…
Loading patent…
AssigneeHewlett-Packard Development Company, L.P.
InventorGerald W. Reynolds
Estimating the term…
A graphics memory system of a graphics display which utilizes a batching architecture in conjunction with detached Z buffering to minimize paging overhead is disclosed. The graphics memory system comprises a memory controller, which receives a batch of pixels from the graphics display system when a 3D rendering mode is in effect. Each pixel has a color and a corresponding Z coordinate. The memory controller performs a Z comparison test wherein Z coordinates of the batch are compared with existing Z coordinates read from a frame buffer to determine whether each new color of the batch associated with the compared Z coordinate should be written into the frame buffer. If the results of a Z comparison test pass, the new pixel color and Z coordinate are queued for writing into the frame buffer. A preferred embodiment of the graphics memory system uses two memory controllers, with each controller accessing its own frame buffer. Each frame buffer may be a RAM storage device. Each memory controller processes a portion of the batch with the image or color portion of a particular pixel processed in one memory controller while the associated with Z coordinate of same pixel is processed in the other memory controller. This allows the memory controllers to access their respective frame buffer memories independently, thus maximizing utilization of the memory bus.
A graphics memory system comprising:
A graphics memory system comprising:
A method for processing Z coordinates and pixel colors in a graphics memory system, the method comprising:
Dependencies are inferred from the claim text.