Method and apparatus for preventing cache pollution in microprocessors with speculative address loads
AssigneeSun Microsystems, Inc.
InventorsChristopher A. Gomez, Wayne I. Yamamoto
Life of this patent
Estimating the term…
Abstract
A method of optimizing speculative address load processing by a microprocessor includes identifying a speculative load, marking the speculative load, determining whether a miss occurs for the speculative load, and preventing use of the marked speculative load by the microprocessor if a miss occurs. A method of optimizing speculative address load processing by a microprocessor includes identifying a speculative load, marking the speculative load, inserting the marked speculative load into a load miss queue, determining whether a miss occurs for the speculative load, and preventing the load miss queue from committing the marked speculative load to cache if a miss occurs.
Claims12
A method of optimizing speculative address load processing by a microprocessor comprising:
- identifying a speculative load;
- marking the speculative load;
- determining whether a cache memory miss occurs for the speculative load;
- and
- preventing propagation of the speculative load if a cache memory miss occurs by at least one of blocking the speculative load from entering a load miss buffer and blocking the load miss buffer from committing the speculative load to the cache memory.
A method of optimizing speculative address load processing by a microprocessor comprising:
- identifying a speculative load;
- marking the speculative load;
- determining whether a miss occurs for the speculative load;
- and
- preventing use of the speculative load if a miss occurs, wherein preventing use of the speculative load comprises:
- preventing the speculative load from entering a load miss buffer if a miss occurs.
A method of optimizing speculative address load processing by a microprocessor comprising:
- identifying a speculative load;
- marking the speculative load;
- inserting the marked speculative load into a load miss queue;
- determining whether a miss occurs for the speculative load;
- and
- preventing the marked speculative load miss queue from committing the speculative load to cache if a miss occurs.
A system for optimizing speculative address load processing by a microprocessor comprising:
- means for identifying a speculative load;
- means for marking the speculative load;
- means for caching data;
- means for holding loads that miss in the means for caching data;
- means for determining whether a miss occurs for the speculative load;
- and
- means for preventing propagation of the speculative load if a miss occurs in the means for caching data by at least one of blocking the speculative load from entering the means for holding and blocking the means for holding from committing the speculative load to the means for caching.
A system for optimizing speculative address load processing by a microprocessor comprising:
- means for identifying a speculative load;
- means for marking the speculative load;
- means for determining whether a miss occurs for the speculative load;
- and
- means for preventing use of the speculative load if a miss occurs, wherein the means for preventing use of the speculative load comprises:
- preventing the speculative load from entering a load miss buffer if a miss occurs.
A system for optimizing speculative address load processing by a microprocessor comprising:
- means for identifying a speculative load;
- means for marking the speculative load;
- means for inserting the marked speculative load into a load miss queue;
- means for determining whether a miss occurs for the speculative load;
- and
- means for preventing the load miss queue from committing the marked speculative load to cache if a miss occurs.
A microprocessor having a cache memory and operatively connected to a main memory, the microprocessor comprising:
- a central processing unit arranged to issue a speculative load with an effective address generated from speculative data;
- circuitry arranged to mark the speculative load;
- and
- circuitry arranged to prevent the marked speculative load from polluting the cache memory if a cache memory miss occurs for the speculative load.
Dependencies are inferred from the claim text.