Two-dimensional pyramid filter architecture
AssigneeIntel Corporation
InventorTinku Acharya
Life of this patent
Estimating the term…
Abstract
An integrated circuit has a two-dimensional pyramid filter architecture of an order 2N−1, where N is a positive integer greater than five. The two dimensional pyramid filter, in operation, capable of producing, on respective clock cycles, pyramid filtered output signals corresponding to output signals produced by fourteen one-dimensional pyramid filters of order 2N−1, and pyramid filtered output signals corresponding to output signals produced either by four two-dimensional pyramid filters or one two-dimensional pyramid filter of order [2(N−1)−1] using signal sample matrices of order [2(N−1)−1]. The respective output signals in said two-dimensional pyramid filter architecture are summed on respective clock cycles of said two dimensional pyramid filter architecture.
Claims23
An integrated circuit comprising:
- a two-dimensional pyramid filter architecture of an order 2N−1, where N is a positive integer greater than five;
- said two dimensional pyramid filter architecture of order 2N−1, in operation, capable of producing, on respective clock cycles, at least the following:
- pyramid filtered output signals corresponding to output signals produced by fourteen one-dimensional pyramid filters of order 2N−1;
- and
- pyramid filtered output signals corresponding to output signals produced either by four two-dimensional pyramid filters or one two-dimensional pyramid filter of order [2(N−1)−1] using signal sample matrices of order [2(N−1)−1];
- wherein the respective output signals in said two dimensional pyramid filter architecture are summed on respective clock cycles of said two dimensional pyramid filter architecture.
A method of filtering an image using a two-dimensional pyramid filter architecture of order 2N−1, where N is a positive integer greater than five, said method comprising:
- summing, on respective clock cycles of said two dimensional pyramid filter architecture, the following:
- pyramid filtered output signals corresponding to output signals produced by fourteen one-dimensional pyramid filters of order 2N−1;
- and
- pyramid filtered output signals corresponding to output signals produced either by four two-dimensional pyramid filters or one two-dimensional pyramid filter of order [2(N−1)−1] using signal sample matrices of order [2(N−1)−1].
An article comprising:
- a storage medium, said storage medium having stored thereon instructions, that, when executed result in filtering an image using a two-dimensional pyramid filter architecture of order 2N−1, where N is a positive integer greater than five, by:
- summing, on respective clock cycles of said two dimensional pyramid filter architecture, the following:
- pyramid filtered output signals corresponding to output signals produced by fourteen one-dimensional pyramid filters of order 2N−1;
- and
- pyramid filtered output signals corresponding to output signals produced either by four two-dimensional pyramid filters or one two-dimensional pyramid filter of order [2(N−1)−1] using signal sample matrices of order [2(N−1)−1].
An image processing system comprising:
- an image processing unit to filter scanned color images;
- said image processing unit including at least one two-dimensional pyramid filter architecture;
- said at least one two-dimensional pyramid filter architecture comprising:
- a two-dimensional pyramid filter architecture of an order 2N−1, where N is a positive integer greater than five;
- said two dimensional pyramid filter architecture of order 2N−1, in operation, capable of producing, on respective clock cycles, at least the following:
- pyramid filtered output signals corresponding to output signals produced by fourteen one-dimensional pyramid filters of order 2N−1;
- and
- pyramid filtered output signals corresponding to output signals produced either by four two-dimensional pyramid filters or one two-dimensional pyramid filter of order [2(N−1)−1] using signal sample matrices of order [2(N−1)−1];
- wherein the respective output signals in said two dimensional pyramid filter architecture are summed on respective clock cycles of said two dimensional pyramid filter architecture.
Dependencies are inferred from the claim text.