Apparatus and method for dither matrix design for color halftoning using dispersed dot clusters
AssigneeHewlett-Packard Development Company, L.P.
InventorsClayton B. Atkins, Daniel R. Tretter, Qian Lin
Life of this patent
Estimating the term…
Abstract
An apparatus and method for dither matrix design for color halftoning using dispersed dot clusters where the dot cluster centers are arranged in a homogeneous and isotropic pattern, in order avoid the moiré effect. The method requires that the size of the array and the number of dot seeds that will be in the array be predetermined.
Claims24
A method for a dither matrix design for color halftoning, comprising the steps of:
- placing dot seeds in an array;
- arranging the dot seeds, wherein the resulting pattern is homogeneous and isotropic;
- arranging at least one color label on the dot seeds such that each dot seed labeled with a particular color is well dispersed from other dot seeds labeled with the same color, wherein the at least one color label corresponds to the colors to be printed;
- growing dots clusters around the dot seeds;
- and
- outputting to a screen file one dither matrix for each color.
A computer program product for dither matrix design for color halftoning, comprising:
- a placement subroutine, wherein dot seeds are placed in an array;
- a first arrangement subroutine, wherein the dot seeds placed by the placement subroutine are arranged in a homogeneous and isotropic pattern;
- a second arrangement subroutine, wherein at least one label corresponding to the colors to be printed is arranged on the dot seeds such that each dot seed labeled with a particular color is well dispersed from other dot seeds labeled with the same color;
- a growing subroutine, wherein dot clusters are grown around the dot seeds;
- and
- an output subroutine, wherein one dither matrix for each color is output to a screen file.
A computer program product for dither matrix design for color halftoning, comprising:
- means for putting dot seeds in an array;
- means for arranging the dot seeds, wherein the resulting pattern in homogeneous and isotropic;
- means for arranging at least one color label on the dot seeds such that each dot seed labeled with a particular color is well dispersed from other dot seeds labeled with the same color, whereby the at least one color label corresponds to the colors to be printed;
- means for growing dot clusters around the dot seeds;
- and
- means for outputting to a screen file one dither matrix for each color.
A computer-readable medium containing instructions for dither matrix design for color halftoning, comprising:
- a placement subroutine, wherein dot seeds are placed in an array;
- a first arrangement subroutine, wherein the dot seeds are arranged in a homogeneous and isotropic pattern;
- a second arrangement subroutine, wherein at least one label corresponding to the colors to be printed is arranged on the dot seeds such that each dot seed labeled with a particular color is well dispersed from other dot seeds labeled with the same color;
- a growing subroutine, wherein dot clusters are grown around the dot seeds;
- and
- an output subroutine, wherein one dither matrix for each color is output to a screen file.
A machine for implementing instructions for dither matrix design for color halftoning, comprising:
- a memory containing the instructions, wherein the instructions comprise:
- a subroutine that places dot seeds in an array;
- a subroutine that arranges the dot seeds, wherein the resulting pattern in homogeneous and isotropic;
- a subroutine that arranges at least one color label on the dot seeds such that each dot seed labeled with a particular color is well dispersed from other dot seeds labeled with the same color, whereby the at least one color label corresponds to the colors to be printed;
- a subroutine that grows dot clusters around the dot seeds;
- and
- a subroutine that outputs one dither matrix for each color to a screen file;
- a processor in communication with the memory, wherein the processor accesses the memory and implements the instructions contained in the memory;
- and
- an output device in communication with the processor, wherein the output device displays an output resulting from execution of the instructions contained in the memory.
Dependencies are inferred from the claim text.