System and method for synchronized control of system simulators with multiple processor cores
AssigneeMindspeed Technologies, Inc.
InventorUlrich Bortfeld
Life of this patent
Estimating the term…
Loading patent…
AssigneeMindspeed Technologies, Inc.
InventorUlrich Bortfeld
Estimating the term…
A debugging environment for a multi-processor simulator or emulator is disclosed. The simulator or emulator is ideally suited for the development of embedded software. The simulator can contain multiple processor models, with each processor model representing a processor. The simulator or emulator also includes a scheduler which controls the execution of the processor models. Each processor also communicates with a debugger via a debug adapter. The debug adapter acts as a pass-through filter for non-control commands which are communicated between a processor and its attached debugger. However, the debug adapter routes control commands to the scheduler. The scheduler ensures that all of the processors and debuggers maintain synchronization. Other modules can also be included in the multi-processor simulation environment, for example, clock gate modules.
A system for maintaining synchronization while debugging a multi-processor system, said system comprising:
A method for maintaining synchronization while debugging a multi-processor system, comprising:
In a computer simulation system having a scheduler, a plurality of processor models, a plurality of debuggers and a plurality of debug adapters, a computer-readable medium holding computer executable instructions for performing a method comprising the steps of:
Dependencies are inferred from the claim text.