BS digital broadcast receiver
AssigneeKabushiki Kaisha Kenwood
InventorsKenichi Shiraishi, Akihiro Horii, Soichi Shinjo, Shoji Matsuda, Ryuichi Okazaki
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Kenwood
InventorsKenichi Shiraishi, Akihiro Horii, Soichi Shinjo, Shoji Matsuda, Ryuichi Okazaki
Estimating the term…
A BS digital broadcast receiver having no 8PSK-demapper and a less number of delay circuits for Trellis encoding. A QPSK baseband signal based upon a reception signal point position of an absolute-phased baseband demodulation signal is Viterbi-decoded by a Viterbi-decoder 6. An output of the Viterbi-decoder is convolution-reencoded by a convolution encoder 7. Upper four bits of phase error data are searched from a phase error table 31 for carrier reproduction in accordance with a phase difference between 0 degree and a phase of a phase error detection reception signal point position. The upper four bits are delayed by delay circuits 81 to 84 by a total sum of a time taken to Viterbi-decode and a time taken to convolution-encode. The delayed outputs are demapped by a demapped value conversion circuit 9. A code TCD2 determined from the demapped output and convolution encode output is output as an MSB of a Trellis 8PSK decode output from an MSB code judging/error detecting circuit 10.
A BS digital broadcast receiver for receiving a Trellis 8PSK modulation signal, comprising:
A BS digital broadcast receiver for receiving a Trellis 8PSK modulation signal, comprising:
Dependencies are inferred from the claim text.