Dummy wordline for controlling the timing of the firing of sense amplifiers in a memory device in relation to the firing of wordlines in the memory device
AssigneeMicron Technology, Inc.
InventorJames W. Wilkins
Life of this patent
Estimating the term…
Abstract
A dummy wordline in a semiconductor memory controls the timing of the firing of sense amplifiers in the memory in relation to the firing of active wordlines in the memory. The dummy wordline receives a timing signal at the same time that an active wordline is fired, and the length of the dummy wordline is set during fabrication so the timing signal propagating along the dummy wordline arrives at the sense amplifiers and fires the sense amplifiers at a desired time.
Claims12
A method for controlling timing of a firing of column selection and sensing circuitry in a semiconductor memory, the method comprising:
- generating a timing signal for firing the column selection and sensing circuitry;
- delaying arrival of the timing signal at the column selection and sensing circuitry using a dummy wordline directly electrically coupled to the column selection and sensing circuitry and fabricated within an array of memory cells in the semiconductor memory, wherein the dummy wordline is fabricated near an edge of the array of memory cells;
- and
- firing the column selection and sensing circuitry using the delayed timing signal.
A method for isolating an array of memory cells within a semiconductor memory from edge effects, the method comprising fabricating a dummy wordline within the array of memory cells near an edge of the array, the dummy wordline configured to delay a timing signal at column selection and sensing circuitry of the semiconductor memory.
An apparatus in a semiconductor memory for controlling timing of firing of column selection and sensing circuitry in the semiconductor memory, the apparatus comprising a dummy wordline fabricated within an array of memory cells in the semiconductor memory, wherein the dummy wordline is fabricated near an edge of the array of memory cells and directly electrically couples to the column selection and sensing circuitry.
Dependencies are inferred from the claim text.