Back to results
US 6,687,721 B1Granted
Random number generator with entropy accumulation
AssigneeIntel Corporation
InventorsSteven E. Wells, David A. Ward
Life of this patent
Estimating the term…
Abstract
A random number generator includes a random bit source to generate random bits and circuitry to process the generated random bits to accumulate entropy in the generated random bits. The random number generator also includes circuitry to output processed random bits selectively such that at least one processed random bit is not output.
Claims45
A method comprising:
- generating random bits;
- processing the generated random bits to accumulate entropy in the generated random bits;
- and
- selectively outputting the processed random bits such that at least one processed random bit is not output.
1 more element
An apparatus comprising:
- a random bit source to generate random bits;
- circuitry to process the generated random bits to accumulate entropy in the generated random bits;
- and
- circuitry to output the processed random bits selectively such that at least one processed random bit is not output.
1 more element
A firmware hub comprising:
- (a) a memory to store basic input/output system software;
- and
- (b) a random number generator comprising:
- (i) a random bit source to generate random bits,
- (ii) circuitry to process the generated random bits to accumulate entropy in the generated random bits, and
- (iii) circuitry to output the processed random bits selectively such that at least one processed random bit is not output.
3 more elements
A chipset comprising:
- (a) a memory controller hub;
- (b) an input/output controller hub;
- and
- (c) a firmware hub comprising:
- (i) a memory to store basic input/output system software, and
- (ii) a random number generator comprising:
- (A) a random bit source to generate random bits,
- (B) circuitry to process the generated random bits to accumulate entropy in the generated random bits, and
- (C) circuitry to output the processed random bits selectively such that at least one processed random bit is not output.
6 more elements
A processor comprising:
- a random number generator comprising:
- (i) a random bit source to generate random bits,
- (ii) circuitry to process the generated random bits to accumulate entropy in the generated random bits, and
- (iii) circuitry to output the processed random bits selectively such that at least one processed random bit is not output.
1 more element
A computer system comprising:
- (a) one or more processors;
- (b) a memory controller hub;
- (c) an input/output controller hub;
- and
- (d) a firmware hub comprising:
- (i) a memory to store basic input/output system software, and
- (ii) a random number generator comprising:
- (A) a random bit source to generate random bits,
- (B) circuitry to process the generated random bits to accumulate entropy in the generated random bits, and
- (C) circuitry to output the processed random bits selectively such that at least one processed random bit is not output.
7 more elements
A computer readable medium having computer executable instructions for:
- processing generated random bits to accumulate entropy in the generated random bits;
- and
- selectively outputting the processed random bits such that at least one processed random bit is not output.
Dependencies are inferred from the claim text.