Clocking domain conversion system and method
AssigneeAgilent Technologies, Inc.
InventorsCharles Wang, Miaobin Gao, Gladney Asada
Life of this patent
Estimating the term…
Loading patent…
AssigneeAgilent Technologies, Inc.
InventorsCharles Wang, Miaobin Gao, Gladney Asada
Estimating the term…
Systems and methods of converting data streams from one clocking domain to another are described. In one aspect, a clocking domain conversion system includes an input, an output, a routing circuit, and a clock generator. The input is operable to simultaneously load N input bits during each load cycle at an average rate RIN, wherein N has an integer value of at least 1. The output is operable to simultaneously output M output bits during each output cycle at an average rate ROUT, wherein M has an integer value of at least 1 and M≠N. The routing circuit is operable to route the N input bits from the input to the output at a clocking rate RCLK and with a dividing ratio K of the routing circuit data rate relative to the higher of the input and output data rates, given by if K = N · R CLK M · R OUT R IN < R OUT , and K = M · R CLK N · R IN if R IN > R OUT . The clock generator is operable to generate a clock signal for controlling the routing circuit and characterized by a non-uniform sequence of pulses having an average period T between successive pulses, given by T = K R CLK .
A clocking domain conversion system, comprising:
A clocking domain conversion system, comprising:
A clocking domain conversion system, comprising:
A clocking domain conversion method, comprising:
Dependencies are inferred from the claim text.