System and method for a high speed, bi-directional, zero turnaround time, pseudo differential bus capable of supporting arbitrary number of drivers and receivers
AssigneeRaza Microelectronics, Inc.
InventorTejvansh Singh Soni
Life of this patent
Estimating the term…
Abstract
A method and system for high speed bussing in microprocessors and microelectronic devices is disclosed. The method and system implement a type of differential bus with distributed bus pre-charge units designed to decrease bus pre-charge time. The method and system utilize a universal self-tracking clock signal to determine the minimum required bus pre-charge time. The time saved by decreasing the bus pre-charge time can be directly applied to the bus evaluation period thereby increasing system performance and reliability.
Claims5
A system having a differential bus, comprising:
- a differential bus wherein the differential bus comprises at least one data line;
- and
- a clock line carrying a clock signal that determines a pre-charge time of the differential bus;
- wherein the at least one data line having a first set of parameters including a first voltage and a first temperature, wherein the clock line having a second set of parameters including a second voltage and a second temperature.
A method for operating a differential bus, comprising:
- generating a data clock signal having a self-tracking mechanism that is dependent on fabrication process, voltage and temperature variations;
- and
- responding to the data clock signal, generating a pre-charge clock having a variable pre-charge time.
Dependencies are inferred from the claim text.