Back to results
US 6,686,773 B1Granted
Reducing short circuit power in CMOS inverter circuits
AssigneeTexas Instruments Incorporated
InventorsArup Dash, Sushil Kumar Gupta
Life of this patent
Estimating the term…
Abstract
A CMOS inverter circuit containing a PMOS transistor, a NMOS transistor, and feedback driver circuits not containing common input inverter circuits. The feedback driver circuits minimize (prevent) an amount of time both the NMOS and PMOS transistors are in an ON state at the same time, thereby reducing short circuit power (i.e., the power dissipated if both the PMOS and NMOS transistors are in an on state). In addition, as the two feedback driver circuits do not contain common input inverter circuits, the short circuit power is further reduced.
Claims7
A CMOS inverter comprising:
- a first PMOS transistor containing a source terminal, a drain terminal and a gate terminal;
- a first NMOS transistor containing a source terminal, a drain terminal and a gate terminal, wherein the drain terminal of said first PMOS transistor is coupled to the drain terminal of said first NMOS transistor;
- a first feedback driver implemented without a common input CMOS inverter, said first feedback driver receiving an input signal containing a transition from one logical value to another, said first feedback driver being coupled to said gate terminal of said first PMOS transistor;
- and
- a second feedback driver implemented without a common input CMOS inverter, said second feedback driver also receiving said input signal, said second feedback driver being coupled to said gate terminal of said first NMOS transistor,
- wherein said first feedback driver and said second feedback driver together operate to delay a change from an off state to an on state of one of said first PMOS transistor and said first NMOS transistor in relation to a change from an on state to an off state of the other one of said first PMOS transistor and said first NMOS transistor;
- wherein said transition comprises a logical low to a logical high, wherein said first feedback driver comprises a second PMOS transistor, wherein said second PMOS transistor also contains a source terminal, a drain terminal and a gate terminal, wherein the gate terminal of said first NMOS transistor is coupled to the gate terminal of said second PMOS transistor such that said second PMOS transistor turns on after the gate terminal of said first NMOS transistor discharges to a threshold voltage level of said second PMOS transistor, wherein the turn on of said second PMOS transistor causes the drain terminal of said first PMOS transistor to start charging;
- wherein said transition comprises a logical high to a logical low, wherein said second feedback driver comprises a second NMOS transistor, wherein said second NMOS transistor also contains a source terminal, a drain terminal and a gate terminal, wherein the gate terminal of said first PMOS transistor is coupled to the gate terminal of said second NMOS transistor such that said second NMOS transistor turns on after the gate terminal of said first PMOS transistor charges to a threshold voltage level of said second NMOS transistor, wherein the turn on of said second NMOS transistor causes the drain terminal of said first NMOS transistor to start discharging;
- wherein said first feedback driver comprises a third PMOS transistor and said second feedback driver comprises a third NMOS transistor, each of said third PMOS transistor and said third NMOS transistor containing a source terminal, a drain terminal and a gate terminal, wherein said input signal is provided on the gate terminals of said third PMOS transistor and said third NMOS transistor, and wherein the drain terminal of said third PMOS transistor is coupled to the gate terminal of said first PMOS transistor, and wherein the drain terminal of said third NMOS transistor is coupled to the gate terminal of said first NMOS transistor.
6 more elements
An integrated circuit comprising:
- a core area circuit;
- and
- a buffer coupled to said core area circuit, said buffer comprising an inverter, said inverter in turn comprising:
- a first PMOS transistor containing a source terminal, a drain terminal and a gate terminal;
- a first NMOS transistor containing a source terminal, a drain terminal and a gate terminal, wherein the drain terminal of said first PMOS transistor is coupled to the drain terminal of said first NMOS transistor at an output node;
- a first feedback driver implemented without a common input CMOS inverter, said first feedback driver receiving an input signal containing a transition from one logical value to another, said first feedback driver being coupled to said gate terminal of said first PMOS transistor;
- and
- a second feedback driver implemented without a common input CMOS inverter, said second feedback driver also receiving said input signal, said second feedback driver being coupled to said gate terminal of said first NMOS transistor,
- wherein said first feedback driver and said second feedback driver together operate to delay a change from an off state to an on state of one of said first PMOS transistor and said first NMOS transistor in relation to a change from an on state to an off state of the other one of said first PMOS transistor and said first NMOS transistor;
- wherein said transition comprises a logical low to a logical high, wherein said first feedback driver comprises a second PMOS transistor, wherein said second PMOS transistor also contains a source terminal, a drain terminal and a gate terminal, wherein the gate terminal of said first NMOS transistor is coupled to the gate terminal of said second PMOS transistor such that said second PMOS transistor turns on after the gate terminal of said first NMOS transistor discharges to a threshold voltage level of said second PMOS transistor, wherein the turn on of said second PMOS transistor causes the drain terminal of said first PMOS transistor to start charging;
- wherein said transition comprises a logical high to a logical low, wherein said second feedback driver comprises a second NMOS transistor, wherein said second NMOS transistor also contains a source terminal, a drain terminal and a gate terminal, wherein the gate terminal of said first PMOS transistor is coupled to the gate terminal of said second NMOS transistor such that said second NMOS transistor turns on after the gate terminal of said first PMOS transistor charges to a threshold voltage level of said second NMOS transistor, wherein the turn on of said second NMOS transistor causes the drain terminal of said first NMOS transistor to start discharging;
- wherein said first feedback driver comprises a third PMOS transistor and said second feedback driver comprises a third NMOS transistor, each of said third PMOS transistor and said third NMOS transistor containing a source terminal, a drain terminal and a gate terminal, wherein said input signal is provided on the gate terminals of said third PMOS transistor and said third NMOS transistor, and wherein the drain terminal of said third PMOS transistor is coupled to the gate terminal of said first PMOS transistor, and wherein the drain terminal of said third NMOS transistor is coupled to the gate terminal of said first NMOS transistor.
9 more elements
Dependencies are inferred from the claim text.