Multiple ECC schemes to improve bandwidth
AssigneeHewlett-Packard Development Company, L.P.
InventorDebendra Das Sharma
Life of this patent
Estimating the term…
Loading patent…
AssigneeHewlett-Packard Development Company, L.P.
InventorDebendra Das Sharma
Estimating the term…
A method and an apparatus are used to maximize available transmission bandwidth by using multiple error correcting code (ECC) schemes. A transaction between components in a computer system may involve the transmission of header information in a header packet. One or more separate data packets may then be used to transmit other data, depending on the particular transaction and the transmission bandwidth. Using a multiple ECC scheme, the header packet and transactions with a small number of data packets may be protected using one type of ECC. The data packets part of a large transaction with a large number of data packets may be protected by another compact ECC, thus significantly reducing the ECC overhead, and improving transmission bandwidth. To reduce data latency, parity bits may be distributed with each of the data packets, with the remaining ECC bits included in the last data packet. Alternatively, an ECC may be used where the parity bits for data bits in a packet are with their respective data packets and the remaining ECC bits are sent on one or more data packets. This arrangement allows early detection of single bit errors in a specific data packet, and thus reduces latency.
A multiple error correcting code (ECC) mechanism for use with transactions in a computer system, comprising:
A method for protecting a transaction in a computer system by using a multiple error correcting code scheme, comprising:
Dependencies are inferred from the claim text.