Protective side wall passivation for VCSEL chips
AssigneeHoneywell International Inc.
InventorsJames C. Nohava, Robert A. Morgan, Eva M. B. Strzelecka, Yue Liu
Life of this patent
Estimating the term…
Loading patent…
AssigneeHoneywell International Inc.
InventorsJames C. Nohava, Robert A. Morgan, Eva M. B. Strzelecka, Yue Liu
Estimating the term…
Methods for sealing or passivating the edges of chips such as vertical cavity surface emitting lasers (VCSEL) is disclosed. One method includes oxidizing the edges of die at the wafer level prior to cutting the wafer into a plurality of die. This may be accomplished by etching a channel along the streets between die, followed by oxidizing the channel walls. The oxidation preferably oxidizes the aluminum bearing layers that are exposed by the channel walls inward for distance. Aluminum bearing layers, including AlAs and AlGaAs, may be oxidized to a stable native oxide that is resistant to further oxidation by the environment. After oxidation, the wafer can be cut along the channels into a number of die, each having a protective oxide layer on the side surfaces.
A die having at least one vertical cavity surface emitting laser (VCSEL) device, the die having a top surface and a bottom surface with at least one side edge extending along at least a portion of the perimeter of the die between the top surface and the bottom surface, the die comprising:
An apparatus comprising:
A structure having at least one vertical cavity surface emitting laser (VCSEL), the structure having a top surface, comprising:
Dependencies are inferred from the claim text.