Method and apparatus for plug-and-shift packing of time slots
AssigneeLucent Technologies Inc.
InventorsBenjamin Joseph Adams, Phil Maurice Berger, Antoinette Irene Hart, William Len-fong Siu, Hui Charles Tang
Life of this patent
Estimating the term…
Abstract
An apparatus and method for packing a data bus by moving ports that are associated with assigned time slots from a first set of time slots to a second set of time slots on the data bus. After all the time slots that can be moved are moved, the remaining time slots are shifted on the data bus resulting in larger contiguous groupings of time slots.
Claims16
A method of packing a plurality of time slots on a data bus comprising the steps of:
- dividing the plurality of time slots into a first set of, ports and a second set of ports, wherein the first set of ports have a first plurality of assigned time slots and the second set of ports have a second plurality of assigned time slots;
- determining which of the first plurality of assigned time slots and the second plurality of time slots has a majority of assigned time slots along with a group of unassigned time slots and which of the first plurality of time slots and the second plurality of time slots has a minority of assigned time slots;
- moving a port associated with at least one time slot from the minority of assigned time slots to the group of unassigned time slots;
- and
- shifting at least one assigned time slot from the minority of assigned time slots to an unassigned time slot in the group of unassigned time slots.
A computer-readable signal bearing medium having computer readable program code means embodied therein for packing a plurality of time slots on a data bus, comprising:
- means having computer readable program code for dividing the plurality of time slots into a first set of ports and a second set of ports, wherein the first set of ports have a first plurality of assigned time slots and the second set of ports have a second plurality of assigned time slots,
- means having computer readable program code for determining which of the first plurality of assigned time slots and the second plurality of time slots has a majority of assigned time slots along with a group of unassigned time slots and which of the first plurality of time slots and the 'second plurality of time slots has a minority of assigned time slots,
- means having computer readable program code for moving a port associated with at least one time slot from the minority of assigned time slots to the group of unassigned time slots, and
- means having computer readable program code for shifting at least one assigned time slot from the minority of assigned time slots to an unassigned time slot in the group of unassigned time slots.
An apparatus for packing a data bus divided into a plurality of time slots comprising a:
- a controller that divides the plurality of time slots on a data bus into a first set of time slots and second set of time slots, wherein the first set of time slots has a first subset of assigned time slots and the second set of time slots has a second subset of assigned time slots;
- a memory coupled to the controller;
- a first counter in the memory responsive to the first set of assigned time slots;
- a second counter in the memory responsive to the second set of assigned time slots;
- time slot assignor coupled to the memory, and the controller that moves at least one time slot from the first subset of assigned time slots to the second subset of assigned time slots;
- and
- a time slot sifter coupled to the memory, and the controller that shifts at least one assigned time slot in the second set of time slots from a first position in the second set of time slots to a second position in the second set of time slots.
Dependencies are inferred from the claim text.