High-pressure anneal process for integrated circuits
AssigneeMicron Technology, Inc.
InventorsRichard H. Lane, Phillip G. Wald
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsRichard H. Lane, Phillip G. Wald
Estimating the term…
This invention embodies an improved process for annealing integrated circuits to repair fabrication-induced damage. An integrated circuit is annealed in a pressurized sealed chamber in which a forming gas comprising hydrogen is present. Pressurization of the chamber reduces the contribution made by the final anneal step to total thermal exposure by increasing the diffusion rate of the hydrogen into the materials from which the integrated circuit is fabricated. Ideally, the forming gas contains, in addition to hydrogen, at least one other gas such as nitrogen or argon that will not react with hydrogen and, thus, reduces the danger of explosion. However, the integrated circuit may be annealed in an ambiance containing only hydrogen gas that is maintained at a pressure greater than ambient atmospheric pressure.
A process for annealing an integrated circuit having a metal alloy conductor line forming a portion thereof, said process comprising:
A process for annealing an integrated circuit, said integrated circuit having metal alloy conductor lines having a melting point, said process comprising:
A process for annealing an integrated circuit, said integrated circuit having metal alloy conductor lines including aluminum, said process comprising:
A process for annealing a wafer, said wafer containing a plurality of integrated circuits, said plurality of integrated circuits having metallized conductor lines having a melting point, said process comprising:
A process for annealing an integrated circuit having a metal alloy conductor line forming a portion thereof, said process comprising:
A process for annealing an integrated circuit, said integrated circuit having metal alloy conductor lines having a melting point, said process comprising:
A process for annealing an integrated circuit, said integrated circuit having metal alloy conductor lines including aluminum, said process comprising:
A process for annealing a wafer, said wafer containing a plurality of integrated circuits, said plurality of integrated circuits having metallized conductor lines having a melting point, said process comprising:
A process for annealing an integrated circuit having metal alloy circuit lines forming a portion thereof, said process comprising:
A process for annealing an integrated circuit, said integrated circuit having metal alloy conductor lines having a melting point, said process comprising:
A process for annealing an integrated circuit, said integrated circuit having metal alloy conductor lines including aluminum, said process comprising:
A process for annealing a wafer, said wafer containing a plurality of integrated circuits, said plurality of integrated circuits having metallized conductor lines having a melting point, said process comprising:
Dependencies are inferred from the claim text.