US 6,673,685 B2 · Method of manufacturing semiconductor devices

Abstract

A process for economical and efficient fabrication of gate electrodes no larger than 50 nm, which is beyond the limit of exposure, is characterized by gate-electrode trimming and mask trimming with high resist selectivity which are performed in combination. The process is also preferably characterized by performing trimming and drying cleaning in a vacuum environment and may also include steps of inspecting dimensions and contamination in a vacuum environment. The process can be implemented to provide the effects of forming a gate no longer than 50 nm (beyond the limit of exposure) without restrictions on the resist thickness; reducing contamination resulting from transfer of wafers from one step to next, thereby improving yields; preventing resist from hydrolysis by ArF laser, thereby reducing roughening which adversely affects the gate width; and ensuring stable yields despite variation in dimensions and contamination owing to the additional dry cleaning step and feed-forward control based on CD inspection and contamination inspection.

Claims4

Dependent claims

An improved process for fabrication of a semiconductor device, comprising a step of forming a mask on a film from which a gate electrode is formed and transferring a circuit pattern to said mask, a step of trimming the mask in which a pattern dimension of said mask is reduced from a pattern dimension produced by exposure of the mask, and a step of gate-electrode etching/trimming in which the gate electrode having a dimension corresponding to but smaller than said reduced dimension is formed,

wherein said mask trimming step and said gate-electrode etching/trimming step are performed in a same chamber under different conditions,
wherein a dry cleaning step and an ashing step are included and at least two of the mask trimming step, the gate-electrode etching/trimming step, the ashing step, and the dry cleaning step are carried out in different chambers and wafer transfer from one said chamber to another is performed in a vacuum environment, and
wherein the wafer is inspected for dimensions and contaminants while being transferred without exposure to atmosphere through the mask trimming step, the gate-electrode etching/trimming step, the ashing step, and the dry cleaning step, and results of each inspection are used to control a condition of a subsequent step.

Dependencies are inferred from the claim text.

Method of manufacturing semiconductor devices

Life of this patent

Method of manufacturing semiconductor devices

Life of this patent

Abstract

Claims4