Coding device and communication system using the same
AssigneeKoninklijke Philips Electronics N.V.
InventorTimothy J. Moulsley
Life of this patent
Estimating the term…
Abstract
A coding device includes a coding circuit for converting a digital input into a coded output having a greater number of bits than the input, an interleaving circuit for combining a plurality of words of the coded output and producing therefrom a data block having a plurality of the interleaved words, and a puncturing circuit or repeating circuit for puncturing or repeating bits from the data block. The puncturing or repeating circuit uses a deleting or repeating pattern to provide data words for transmission during respective frames of a transmission channel. The deleting or repeating pattern is selected depending upon the characteristics of the coding circuit and of the interleaving circuit. The coding device is for use in a cordless communication system.
Claims19
A rate matching circuit for adjusting the number of bits in a data block, the data block comprising a plurality of interleaved words generated by the action of an interleaving circuit on a coded output generated by the action of a coding circuit on a digital input, the coded output having a greater number of bits than the digital input, the rate matching circuit having means for adjusting the number of bits in the data block using a rate matching pattern to provide data bits for transmission during respective frames of a transmission channel, and means for selecting the rate matching pattern as a function of an interleaving depth, a bit deletion/repetition rate and said digital input, wherein a bit deletion/repetition pattern is selected to ensure that the deleted or repeated bits are not required to enable all bits from the digital input to be reconstructed.
A rate matching circuit for adjusting the number of bits in a data block, the data block comprising a plurality of interleaved words generated by the action of an interleaving circuit on a coded output generated by the action of a coding circuit on a digital input, the coded output having a greater number of bits than the digital input, the rate matching circuit having means for adjusting the number of bits in the data block using a rate matching pattern to provide data bits for transmission during respective frames of a transmission channel, and means for selecting the rate matching pattern depending on the characteristics of the coding circuit and of the interleaving circuit, wherein the rate matching pattern is selected as a function of an interleaving depth, a bit deletion/repetition rate and said digital input, wherein a bit deletion/repetition pattern is selected to ensure that the deleted or repeated bits are not required to enable all bits from the digital input to be reconstructed.
A method of operating a rate matching circuit to adjust the number of bits in a data block, the data block comprising a plurality of interleaved words generated by the action of an interleaving circuit on a coded output generated by the action of a coding circuit on a digital input, the coded output having a greater number of bits than the digital input, the rate matching circuit adjusting the number of bits in the data block using a rate matching pattern to provide data bits for transmission during respective frames of a transmission channel, and selecting the rate matching pattern as a function of an interleaving depth, a bit deletion/repetition rate and said digital input, wherein a bit deletion/repetition pattern is selected to ensure that the deleted or repeated bits are not required to enable all bits from the distal input to be reconstructed.
A decoding device for decoding a coded digital signal comprising a received data block including interleaved words, said received data block having been processed by a rate matching circuit using a rate matching pattern to adjust a number of bits in said received data block, the decoding device comprising:
- a data reconstruction circuit having means for adjusting the number of bits in said received data block to reverse action of said rate matching circuit, thereby reconstructing said interleaved words;
- a de-interleaving circuit having means for generating each of said interleaved words;
- and
- a channel decoder which receives said interleaved words provided by said de-interleaving circuit;
- wherein change bits of said rate matching pattern are selected as a function of an interleaving depth, a bit deletion/repetition rate and said digital input, a bit deletion/repetition pattern having been selected to ensure that the deleted or repeated bits are not required to enable all bits from the digital input to be reconstructed.
Dependencies are inferred from the claim text.