Load testing apparatus, computer readable recording medium for recording load test program, fault diagnosis apparatus, and computer readable recording medium for recording fault diagnosis program

A load testing apparatus which conducts a load test of a parallel processor system, said parallel processor system having

• a plurality of arithmetic units each having a packet transmission and receiving function;
• and
• a network for interconnecting said plurality of arithmetic units;
• said load testing apparatus comprising:
• a measuring unit which measures the transmission time between a pair of said arithmetic units as an expected value based on the result of combining, without overage or shortage, said plurality of arithmetic units, wherein said pair of said arithmetic units is a combination of an arithmetic unit at the source (source arithmetic unit) and an arithmetic unit at the destination (destination arithmetic unit);
• a load test conducting unit which conducts a load test by transmitting a plurality of packets from said plurality of source arithmetic units to the corresponding destination arithmetic units, respectively, in such a timing as to arrive at said network at the same time point based on the result of combining, without overage or shortage, said plurality of arithmetic units into said pairs of arithmetic units, on condition that no packet is transmitted from a plurality of source arithmetic units to a single destination arithmetic unit, and measuring the transmission time between each of said pairs of arithmetic units;
• and
• an evaluation unit which evaluates the performance based on the result of comparing the transmission time for each pair measured by said load test conducting unit with the expected value obtained by said measuring unit for each said pairs of arithmetic units.

A load testing apparatus which conducts a load test of a parallel processor system, said parallel processor system having

• a plurality of arithmetic units each having a packet transmission and receiving function;
• and
• a network for interconnecting said plurality of arithmetic units;
• said load testing apparatus comprising:
• a measuring unit which measures the transmission time between a pair of said arithmetic units as an expected value based on the result of combining, without overage or shortage, said plurality of arithmetic units, wherein said pair of said arithmetic units is a combination of an arithmetic unit at the source (source arithmetic unit) and an arithmetic unit at the destination (destination arithmetic unit);
• a load test conducting unit which conducts a load test by transmitting a packet from the source arithmetic unit of a specific pair for which the transmission time is longer than for the other pairs to the corresponding destination arithmetic unit while transmitting packets, at a time, from said plurality of source arithmetic units of the other pairs to the corresponding destination arithmetic unit based on the result of combining, without overage or shortage, said plurality of arithmetic units into said pairs of arithmetic units, on condition that no packet is transmitted from a plurality of source arithmetic units to a single destination arithmetic unit, and measuring the transmission time between each of said pairs of arithmetic units and the transmission time between said specific set of arithmetic unit;
• and
• an evaluation unit which evaluates the performance based on the result of comparing the transmission time for each of the other pairs and said specific pairs measured by the load test conducting unit with the expected values corresponding to said each of the other pairs and said specific pairs, respectively.

A computer readable recording medium for recording a load test program used for a load test of a parallel processor system including a plurality of arithmetic units each having a packet transmission and receiving function and a network for interconnecting said plurality of arithmetic units, said load test program enabling the computer to execute the steps of:

• measuring the transmission time between a pair of said arithmetic units as an expected value based on the result of combining, without overage or shortage, said plurality of arithmetic units, wherein said pair of said arithmetic units is a combination of an arithmetic unit at the source (source arithmetic unit) and an arithmetic unit at the destination (destination arithmetic unit);
• conducting a load test by transmitting a plurality of packets at a time from said plurality of source arithmetic units to the corresponding destination arithmetic units, respectively, based on the result of combining, without overage or shortage, said plurality of arithmetic units into said pairs of arithmetic units, on condition that no packet is transmitted from a plurality of source arithmetic units to a single destination arithmetic unit, and measuring the transmission time between each of said pairs of arithmetic units;
• and
• evaluating the performance based on the result of comparing the transmission time for each pair measured in said load test conducting step with the expected value obtained by said measuring unit for each said pairs of arithmetic units.

A computer readable recording medium for recording a load test program used for a load test of a parallel processor system including a plurality of arithmetic units each having a packet transmission and receiving function and a network for interconnecting said plurality of arithmetic units, said load test program enabling the computer to execute the steps of:

• a measuring unit which measures the transmission time between a pair of said arithmetic units as an expected value based on the result of combining, without overage or shortage, said plurality of arithmetic units, wherein said pair of said arithmetic units is a combination of an arithmetic unit at the source (source arithmetic unit) and an arithmetic unit at the destination (destination arithmetic unit);
• conducting a load test by transmitting a plurality of packets at a time from said plurality of source arithmetic units to the corresponding destination arithmetic units, respectively, in such a timing as to arrive at said network at the same time point, based on the result of combining, without overage or shortage, said plurality of arithmetic units into said pairs of arithmetic units, on condition that no packet is transmitted from a plurality of source arithmetic units to a single destination arithmetic unit, and measuring the transmission time between each of said pairs of arithmetic units;
• and
• evaluating the performance based on the result of comparing the transmission time for each pair measured in said load test conducting step with the expected value obtained by said measuring unit for each said pairs of arithmetic units.

A computer readable recording medium for recording a load test program used for a load test of a parallel processor system including a plurality of arithmetic units each having a packet transmission and receiving function and a network for interconnecting said plurality of arithmetic units, said load test program enabling the computer to execute the steps of:

• measuring the transmission time between a pair of said arithmetic units as an expected value based on the result of combining, without overage or shortage, said plurality of arithmetic units, wherein said pair of said arithmetic units is a combination of an arithmetic unit at the source (source arithmetic unit) and an arithmetic unit at the destination (destination arithmetic unit);
• conducting a load test by transmitting a packet from the source arithmetic units of a specific pair for which the transmission time is longer than for the other pairs to the corresponding destination arithmetic unit while transmitting packets, at a time, from said plurality of source arithmetic units of the other pairs to the corresponding destination arithmetic unit based on the result of combining, without overage or shortage, said plurality of arithmetic units into said pairs of arithmetic units, on condition that no packet is transmitted from a plurality of source arithmetic units to a single destination arithmetic unit, and measuring the transmission time between each of said pairs of arithmetic units and the transmission time between said specific set of arithmetic unit;
• and
• evaluating the performance based on the result of comparing the transmission time for said specific pairs and the transmission time for each of the other pairs measured in the load test conducting step with said expected values corresponding to said specific pairs and each of the other pairs, respectively.