Method of fabricating a substrate with a via connection
AssigneeFujitsu Limited
InventorsWilliam T. Chou, Solomon Beilin, Michael G. Lee, Michael G. Peters, Wen-chou Vincent Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsWilliam T. Chou, Solomon Beilin, Michael G. Lee, Michael G. Peters, Wen-chou Vincent Wang
Estimating the term…
A method of fabricating a multilayer interconnected substrate is disclosed. In one embodiment, the method includes providing a structure having a dielectric substrate having a first substantially planar surface and an opposing second substantially planar surface. A first conductive layer is disposed on the first substantially planar surface of the dielectric substrate, and an interface is present between the first conductive layer and the dielectric substrate. A blind via site is formed in the structure, and through the dielectric substrate to the interface between the first conductive layer and the dielectric substrate. The blind via site is filled with a conductive material by an electrolytic plating process.
A method of fabricating a multilayer interconnected substrate, the method comprising:
A method of fabricating a multilayer interconnected substrate, the method comprising:
A method of fabricating a multilayer interconnected substrate, the method comprising:
Dependencies are inferred from the claim text.