Fast free memory address controller
AssigneeLSI Logic Corporation
InventorsAlexander E. Andreev, Anatoli A. Bolotov, Ranko Scepanovic
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsAlexander E. Andreev, Anatoli A. Bolotov, Ranko Scepanovic
Estimating the term…
A memory manager for managing allocation of addresses in the memory is structured as a hierarchical tree having a top vertex, a bottom level and at least one intermediate level. The bottom level contains a plurality of bottom vertices each containing a plurality of representations of a Free or Taken status of respective addresses in the memory. Each intermediate contains at least one hierarchy vertex containing a plurality of labels such that each label is associated with a child vertex and defines whether or not a path that includes the respective child vertex ends in a respective bottom level vertex containing at least one Free representation. An allocation command changes the representation of the first Free address to Taken and a free command changes the representation of a specified address to Free. The labels in hierarchical vertices are changed to reflect the path conditions to the bottom vertices.
A process of managing free addresses in a memory, comprising steps of:
A memory manager for managing allocation of addresses in a memory, the memory manager including a hierarchical tree structure comprising:
A computer useable medium having a computer readable program embodied therein for addressing data, the computer readable program comprising:
Dependencies are inferred from the claim text.