Fabrication method and apparatus for fabricating a spatial structure in a semiconductor substrate
AssigneeInfineon Technologies AG
InventorWolfgang Welser
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorWolfgang Welser
Estimating the term…
In a fabrication method for making spatially etched structures, in particular trench structures for semiconductor memory cells, in a semiconductor substrate made of a semiconductor material, a depth structure is produced in a surface of the semiconductor substrate. Afterward, an etching-resistant layer is deposited in a region of a sidewall of the depth structure, so that the sidewall is essentially not etched during subsequent etching steps. Afterward, an etchant is introduced into the depth structure and a potential field is applied in the semiconductor substrate. As a result, a spatial structure is etched proceeding from a region of the depth structure that is not covered by the etching-resistant layer, the spatial structure being dependent on the potential field.
A method for fabricating spatially etched structures in a semiconductor substrate made of a semiconductor material, which comprises the steps of:
A configuration, comprising:
Dependencies are inferred from the claim text.