Method of manufacturing an active matrix type display circuit
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsShunpei Yamazaki, Yasuhiko Takemura
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsShunpei Yamazaki, Yasuhiko Takemura
Estimating the term…
An active matrix circuit using top-gate type thin-film transistors is characterized in that an auxiliary capacitor is formed between a black matrix and an N-type or P-type active layer, and uses, as a dielectric, a silicon nitride layer used as a passivation film of an interlayer insulator. Also, an active matrix circuit using bottom-gate type thin-film transistors is characterized in that two auxiliary capacitors. One of the auxiliary capacitors is formed between a capacitor wiring line formed on a substrate and an N-type or P-type conductive region or a metal wiring line connected to the conductive region, and uses a gate insulating film as a dielectric. The other one of the auxiliary capacitors is formed between a black matrix and said N-type or P-type conductive region or said metal wiring line connected to the conductive region, and uses a silicon nitride layer used as a passivation film as a dielectric. Said two auxiliary capacitors are located in three-dimension for preventing aperture ratio from lowering.
A method of manufacturing an active matrix type display circuit, comprising the steps of:
A method of manufacturing a semiconductor device comprising the steps of:
A method of manufacturing a semiconductor device comprising the steps of:
A method of manufacturing a semiconductor device comprising the steps of:
A method of manufacturing a semiconductor device comprising the steps of:
A method of manufacturing a semiconductor device comprising the steps of:
A method of manufacturing a semiconductor device comprising the steps of:
Dependencies are inferred from the claim text.