Back to results
US 6,656,796 B2Granted
Multiple etch method for fabricating split gate field effect transistor (FET) device
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsBor-Wen Chan, Yu-I Wang, Chen-Yuan Hsu, Hun-Jan Tao
Life of this patent
Estimating the term…
Abstract
Within a method for fabricating a split gate field effect transistor (FET) device there is employed a two step etch method for forming a floating gate electrode. Within the two step etch method there is employed a patterned first masking layer and a blanket second masking layer to assist in providing the floating gate electrode with a sharply pointed tip within at least either an upper edge of the floating gate electrode or sidewall of the floating gate electrode. The sharply pointed tip provides the split gate field effect transistor (FET) device with enhanced data erasure performance.
Claims14
A method for fabricating a split gate field effect transistor device comprising:
- providing a semiconductor substrate having formed thereupon a blanket tunneling dielectric layer, in turn having formed thereupon a blanket floating gate electrode material layer, finally in turn having formed thereupon a patterned first masking layer;
- partially etching the blanket floating gate electrode material layer, while employing the patterned first masking layer as an etch mask layer, to form a partially etched blanket floating gate electrode material layer comprising a mesa positioned beneath the patterned first masking layer and a pair of lower lying plateau regions separated by the mesa;
- stripping the patterned first masking layer from the mesa;
- forming upon the partially etched blanket floating gate electrode material layer, including the mesa and the pair of lower lying plateau regions, a blanket conformal second masking layer;
- sequentially etching the blanket conformal second masking layer and the partially etched blanket floating gate electrode material layer to form a floating gate electrode having a pointed tip at its upper edge;
- forming upon the floating gate electrode an inter-gate electrode dielectric layer;
- and
- forming upon the inter-gate electrode dielectric layer and partially overlapping the floating gate electrode a control gate electrode.
5 more elements
A method for fabricating a split gate field effect transistor device comprising:
- providing a semiconductor substrate having formed thereupon a blanket tunneling dielectric layer, in turn having formed thereupon a blanket floating gate electrode material layer, finally in turn having formed thereupon a patterned first masking layer;
- partially etching the blanket floating gate electrode material layer, while employing the patterned first masking layer as an etch mask layer, to form a partially etched blanket floating gate electrode material layer comprising a mesa positioned beneath the patterned first masking layer and a pair of lower lying plateau regions separated by the mesa;
- stripping the patterned first masking layer from the mesa;
- forming upon the partially etched blanket floating gate electrode material layer, including the mesa and the pair of lower lying plateau regions, a blanket conformal second masking layer;
- sequentially etching the blanket conformal second masking layer and the partially etched blanket floating gate electrode material layer to form a floating gate electrode having a pointed tip contained within its sidewall;
- forming upon the floating gate electrode an inter-gate electrode dielectric layer;
- and
- forming upon the inter-gate electrode dielectric layer and partially overlapping the floating gate electrode a control gate electrode.
5 more elements
A method for fabricating a split gate field effect transistor device comprising:
- providing a semiconductor substrate having formed thereupon a blanket tunneling dielectric layer, in turn having formed thereupon a blanket floating gate electrode material layer, finally in turn having formed thereupon a patterned first masking layer;
- partially etching the blanket floating gate electrode material layer, while employing the patterned first masking layer as an etch mask layer, to form a partially etched blanket floating gate electrode material layer comprising a mesa positioned beneath the patterned first masking layer and a pair of lower lying plateau regions separated by the mesa and not covered by the patterned first masking layer;
- stripping the patterned first masking layer from the mesa;
- forming upon the partially etched blanket floating gate electrode material layer, including the mesa and the pair of lower lying plateau regions, a blanket conformal second masking layer;
- sequentially etching the blanket conformal second masking layer and the partially etched blanket floating gate electrode material layer to form a floating gate electrode having a pointed tip at its upper edge;
- forming upon the floating gate electrode an inter-gate electrode dielectric layer;
- and
- forming upon the inter-gate electrode dielectric layer and partially overlapping the floating gate electrode a control gate electrode.
5 more elements
A method for fabricating a split gate field effect transistor device comprising:
- providing a semiconductor substrate having formed thereupon a blanket tunneling dielectric layer, in turn having formed thereupon a blanket floating gate electrode material layer, finally in turn having formed thereupon a patterned first masking layer;
- partially etching the blanket floating gate electrode material layer, while employing the patterned first masking layer as an etch mask layer, to form a partially etched blanket floating gate electrode material layer comprising a mesa positioned beneath the patterned first masking layer and a pair of lower lying plateau regions separated by the mesa and not covered by the patterned first masking layer;
- stripping the patterned first masking layer from the mesa;
- forming upon the partially etched blanket floating gate electrode material layer, including the mesa and the pair of lower lying plateau regions, a blanket conformal second masking layer;
- sequentially etching the blanket conformal second masking layer and the partially etched blanket floating gate electrode material layer to form a floating gate electrode having a pointed tip contained within its sidewall;
- forming upon the floating gate electrode an inter-gate electrode dielectric layer;
- and
- forming upon the inter-gate electrode dielectric layer and partially overlapping the floating gate electrode a control gate electrode.
5 more elements
Dependencies are inferred from the claim text.