Method to enhance operating characteristics of FET, IGBT, and MCT structures
AssigneeFairchild Semiconductor Corporation
InventorsTat-Sing Paul Chow, Victor Albert Keith Temple
Life of this patent
Estimating the term…
Abstract
Doping of the P type base region in a MOSFET or an IGBT with a combination of boron and one or more of indium, aluminum and gallium, provides a structure having a lower P type doping level in the channel portion of the structure than in the remainder of the structure without requiring counter doping of the channel. The doping level of the emitter region of an MCT is kept high everywhere except in the channel in order to provide a fast turn-off time for the MCT.
Claims4
A method of suppressing activation of a parasitic NPN transistor in FETs, IGBTs and MCTs with a P-type body region having a channel region adjacent a gate oxide layer, the method comprising the steps of:
- doping said P-type body region with boron to a first impurity concentration appropriate for said channel region;
- doping said P-type body region with gallium to a second impurity concentration, the combination of said first impurity concentration and said second impurity concentration being a third impurity concentration that is appropriate for said P-type body region;
- wherein said third impurity concentration decreases about to said first impurity concentration in said channel region by depletion of said gallium into said gate oxide layer.
A method of decreasing the turn-off time of an MCT with a P-type body region having a channel region adjacent a gate oxide layer, the method comprising the step of:
- doping said P-type body region with one of the dopants selected from the group of P-type dopants consisting of indium, aluminum and gallium to a first impurity concentration that is appropriate for said P-type body region to thereby suppress activation of a parasitic NPN transistor in the MCT,
- wherein said first impurity concentration decreases to a lower second impurity concentration in said channel region by depletion of said P-type dopants into said gate oxide layer due to the small segregation coefficient of the indium and aluminum and to the higher diffusion rate of the gallium.
A method of fabricating a semiconductor device with an N-type source region with a P-type body region therein, the body region having a P-type channel region that contacts an overlying gate oxide layer, the method comprising the steps of:
- (a) forming the P type body region with a P-type dopant comprising a first dopant which either segregates into the gate oxide layer with a segregation coefficient of less than 0.3 or which diffuses through the gate oxide layer at least 2 times faster than it diffuses in a semiconductor material forming the P-type body region;
- (b) growing the gate oxide layer on the surface of the P type body region over and in contact with the channel region, and
- (c) controlling the conductivity of the channel region with the interaction of the first dopant with the gate oxide layer.
Dependencies are inferred from the claim text.