Memory device with fixed length non interruptible burst
AssigneeCypress Semiconductor Corporation
InventorCathal G. Phelan
Life of this patent
Estimating the term…
Abstract
An integrated circuit comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals may be non-interruptible.
Claims21
A circuit comprising:
- a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal;
- and
- a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.
A circuit comprising:
- means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals;
- and
- means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.
A method of providing a fixed burst length data transfer comprising the steps of:
- accessing a memory in response to a plurality of internal address signals;
- and
- generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation of said predetermined number of internal address signals is non-interruptible.
Dependencies are inferred from the claim text.