Back to results
US 6,651,119 B2Granted
Method for allocating priorities to plurality of DMA engines for processing data packets based on bus phase and transactions status
AssigneeLSI Logic Corporation
InventorsFataneh F. Ghodrat, David A. Thomas
Life of this patent
Estimating the term…
Abstract
A method and apparatus for processing data packets through direct memory access (DMA) in transferring data packets between a bus and an apparatus containing DMA engines. The DMA engines process different contexts, also referred to as distinct logical data streams. The phase of a bus along with the status of DMA transactions are monitored. The phase and the status are used to dynamically allocate priorities to the DMA engines to maximize the efficiency in processing data.
Claims3
A method for processing data packets using a plurality of direct memory access engines, the method comprising:
- a) receiving a plurality of data packets from a bus for processing by the plurality of direct memory access engines, wherein the bus has a plurality of phases;
- b) monitoring a status of transactions being performed by the plurality of direct memory access engines;
- c) allocating priorities to the plurality of direct memory access engines for processing the plurality of data packets based on the phase of the bus and the status of transactions.
Dependencies are inferred from the claim text.