Etch stop in damascene interconnect structure and method of making
AssigneeMicron Technology, Inc.
InventorPaul A. Farrar
Life of this patent
Estimating the term…
Abstract
An interconnect structure with a plurality of low dielectric constant insulating layers acting as etch stops is disclosed. The low dielectric constant materials act as insulating layers through which trenches and vias are subsequently formed by employing a timed etching. Since the low dielectric constant materials are selected so that the etchant available for each one has only a small etch rate relative to the other low dielectric constant materials, the plurality of low dielectric constant materials act as etch stops during the fabrication of interconnect structures. This way, the etch stop layers employed in the prior art are eliminated and the number of fabrication steps is reduced.
Claims4
A method of forming an interconnect structure, said method comprising the steps of:
- forming a second opening through a SILK layer which is provided over a NANOGLASS layer;
- time etching a first opening through said NANOGLASS insulating layer, said first opening being in communication with said second opening;
- and
- providing a first conductive material in said first and second openings.
Dependencies are inferred from the claim text.