Methods and apparatus for estimating a bit error rate for a communication system
AssigneeConexant Systems, Inc.
InventorGeorgios S. Asmanis
Life of this patent
Estimating the term…
Loading patent…
AssigneeConexant Systems, Inc.
InventorGeorgios S. Asmanis
Estimating the term…
There is provided programmability, automatic error correction, flexible inter-path implementation for a bit error rate estimator. The bit error rate estimator uses an initialization configuration for a number of memory elements of a reference pattern generator in such a way as to eliminate the need for an N bit counter. In addition, the bit error rate estimator allows for two error correction options that may be pre-grammed into the system. One option allows the system administrator to monitor the errors in the system and take steps as deemed necessary. Another option generates a new reference pattern if the number of errors detected reaches a predetermined maximum amount. Thus, the bit error rate estimator provides automatic error correction, programmability, and flexible inter-path implementation.
A method for estimating a bit error rate of a communications system, comprising the steps of:
A system for estimating a bit error rate of a communications system, comprising:
A system for estimating a bit error rate of a communications system, comprising:
A high speed data communication system, comprising:
Dependencies are inferred from the claim text.