Coverage-based test generation for microprocessor verification
AssigneeInternational Business Machines Corporation
InventorAmir Hekmatpour
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorAmir Hekmatpour
Estimating the term…
An integrated circuit verification method and system are disclosed. The method includes generating a test description comprising a set of test cases. The functional coverage achieved by the test description is then determined. The functional coverage achieved is then compared against previously achieved functional coverage and the test description is modified prior to simulation if the test description achieves no incremental functional coverage. In one embodiment, generating the test description comprises generating a test specification and providing the test specification to a test generator suitable for generating the test description. In one embodiment, the test description comprises a generic test description and the generic test description is formatted according to a project specification and simulation environment requirements. If the coverage achieved by the test description satisfies the test specification. In one embodiment, the functional coverage achieved by the test description is displayed in a graphical format. The test description is preferably added to a test database if the coverage achieved by the test description satisfies the test specification. The attributes and description of functional coverage achieved is added to the coverage database. Determining the functional coverage achieved by a test description may include estimating the coverage achieved based upon the test description, the test specification, and functional coverage model.
A verification method, comprising:
A system for generating a test description for use in verifying an integrated circuit design, comprising:
A data processing system comprising a processor, a storage device, input means, and a display, the storage device configure with a set of instructions executable by the processor, the set of instructions comprising:
Dependencies are inferred from the claim text.